

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**




# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/408,149	09/29/1999	BHIMSEN BHANJOIS	07575/034001	3652
26181	7590	08/12/2004	EXAMINER	
FISH & RICHARDSON P.C. 3300 DAIN RAUSCHER PLAZA MINNEAPOLIS, MN 55402			ALI, SYED J	
			ART UNIT	PAPER NUMBER
			2127	

DATE MAILED: 08/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 09/408,149	Applicant(s) BHANJOIS ET AL. 	
	Examiner Syed J Ali	Art Unit 2127	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 29 April 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>November 29, 1999</u> . | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

1. This office action is in response to the amendment filed April 29, 2004. Claims 1-33 are presented for examination.

2. The text of those sections of Title 35, U.S. code not included in this office action can be found in a prior office action.

### *Claim Rejections - 35 USC § 102*

3. **Claims 1-3, 6-13, 16-23, and 26-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Mathur et al. (USPN 5,742,825) (hereinafter Mathur).**

4. As per claim 1, Mathur teaches the invention as claimed, including an operating system, comprising:

a non-preemptive microkernel executing two or more processes in accordance with a non-preemptive scheduling scheme (col. 1 line 59 - col. 2 line 17; col. 2 line 62 - col. 3 line 4; col. 3 lines 30-47), wherein each process executed by the non-preemptive microkernel is only interrupted for a higher priority process to execute when the process blocks or explicitly requests to be preempted (col. 2 line 62 - col. 3 line 4; col. 12 line 65 - col. 13 line 49); and

one or more kernels each being executed as a process by the non-preemptive microkernel (col. 7 lines 10-30; col. 7 lines 40-56).

Art Unit: 2127

5. As per claim 2, Mathur teaches the invention as claimed, including the operating system of claim 1, wherein at least one of the one or more kernels executes an operating system as a dependent process (col. 7 lines 40-56).

6. As per claim 3, Mathur teaches the invention as claimed, including the operating system of claim 2, wherein the operating system is a time-sliced operating system or a time-sliced microkernel (col. 15 line 59 - col. 16 line 9).

7. As per claim 6, Mathur teaches the invention as claimed, including the operating system of claim 1, wherein each of the two or more processes executed by the non-preemptive microkernel communicate using one or more messages (col. 9 lines 3-25).

8. As per claim 7, Mathur teaches the invention as claimed, including the operating system of claim 1, wherein each of the two or more processes executed by the non-preemptive microkernel has a unique process identifier [PID] (col. 19 line 64 - col. 20 line 7).

9. As per claim 8, Mathur teaches the invention as claimed, including the operating system of claim 7, further comprising a mailbox coupled to a plurality of processes to service messages sent to a single PID (col. 9 lines 26-43).

Art Unit: 2127

10. As per claim 9, Mathur teaches the invention as claimed, including the operating system of claim 1, wherein each of the two or more processes executed by the non-preemptive microkernel never terminates (col. 13 lines 13-32).

11. As per claim 10, Mathur teaches the invention as claimed, including the operating system of claim 1, wherein one of the one or more kernels is a microkernel (col. 7 lines 40-56).

12. As per claims 11-13 and 16-20, Mathur teaches the invention as claimed, including a method for implementing the operating system of claims 1-3 and 6-10, respectively (col. 3 lines 23-29).

13. As per claims 21-23 and 26-30, Mathur teaches the invention as claimed, including a computer system for implementing the operating system of claims 1-3 and 6-10, respectively (col. 5 lines 5-12).

***Claim Rejections - 35 USC § 103***

14. **Claims 4, 14, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mathur.**

15. As per claim 4, Mathur does not specifically teach the invention as claimed, including the operating system of claim 2, wherein the operating system is Unix. However, Mathur does teach scheduling mechanisms and interprocess communication that is performed in a very similar

Art Unit: 2127

manner to those of the Unix operating system. Mathur even explicitly states that the Windows kernel implements features that are well known to the Unix operating system (col. 9 lines 26-43). Therefore, "Official Notice" is taken that it would have been obvious to one of ordinary skill in the art that the scheduling techniques of Mathur could be equally applied to a Unix operating system as opposed to the Windows operating system since it would allow the technique to be used on a wider variety of systems. Referring to Fig. 2 of Mathur, the Windows kernel (element 42) along with the other Windows modules (elements 44 and 64) would need to be swapped out for the corresponding Unix modules, and would allow the benefits achieved by Mathur to apply to a greater number of computational platforms.

16. As per claim 14, Mathur teaches the invention as claimed, including a method for implementing the operating system of claim 4 (col. 3 lines 23-29).

17. As per claim 24, Mathur teaches the invention as claimed, including a computer system for implementing the operating system of claim 4 (col. 5 lines 5-12).

18. **Claims 5, 15, 25, and 31-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mathur in view of Hitz et al. (USPN 5,845,579) (hereinafter Hitz).**

19. As per claim 5, Hitz teaches the invention as claimed, including the following limitations not shown by Mathur:

the operating system of claim 1, wherein each of the two or more processes executed by the non-preemptive microkernel has its own stack (col. 11 line 64 - col. 12 line 21).

20. It would have been obvious to one of ordinary skill in the art to combine Mathur with Hitz since the operating system of Mathur swaps out the contents of the processor stack each time that an interrupt operation is performed. This is due to the fact that each process does not have an individual stack. Thus, each time a context switch occurs, the contents need to be swapped out, incurring a great deal of overhead. It would be advantageous to preserve the contents of the stack, such that when a process is resumed, no context switch is necessary. Hitz provides a framework for each process to have its own execution stack, thereby reducing the overhead costs of an interrupt operation.

21. As per claim 15, Mathur teaches the invention as claimed, including a method for implementing the operating system of claim 5 (col. 3 lines 23-29).

22. As per claim 25, Mathur teaches the invention as claimed, including a computer system for implementing the operating system of claim 5 (col. 5 lines 5-12).

23. As per claim 31, Mathur teaches the invention as claimed, including a computer, comprising:



Art Unit: 2127

a non-preemptive microkernel executing two or more processes in accordance with a non-preemptive scheduling scheme (col. 1 line 59 - col. 2 line 17; col. 2 line 62 - col. 3 line 4; col. 3 lines 30-47), wherein each process executed by the non-preemptive microkernel is only interrupted for a higher priority process to execute when the process blocks or explicitly requests to be preempted (col. 2 line 62 - col. 3 line 4; col. 12 line 65 - col. 13 line 49); and

one or more kernels each being executed as a process by the non-preemptive microkernel (col. 7 lines 10-30; col. 7 lines 40-56).

24. Hitz teaches the invention as claimed, including the following limitations not shown by Mathur:

an interconnect bus (Abstract);

one or more processors coupled to the interconnect bus and adapted to be configured for server-specific functionalities including network processing, file processing, storage processing and application processing (Abstract);

a configuration processor coupled to the interconnect bus and to the processors, the configuration processor dynamically assigning processor functionalities upon request (col. 19 lines 7-26); and

one or more storage devices coupled to the processors and managed by a file system (Fig. 1, elements 161, 162, 241, and 242).

25. As per claim 32, Mathur teaches the invention as claimed, including the computer of claim 31, wherein the non-preemptive microkernel executes an operating system as a dependent process (col. 7 lines 40-56).

Art Unit: 2127

26. As per claim 33, Mathur teaches the invention as claimed, including the computer of claim 31, wherein the non-preemptive microkernel executes a network switch operating system as a dependent process (col. 8 lines 33-50).

### *Response to Arguments*

27. Applicant's arguments with respect to claims 1-33 have been considered but are moot in view of the new grounds of rejection.

### *Conclusion*

28. Applicant's amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Art Unit: 2127


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Syed J Ali whose telephone number is (703) 305-8106. The examiner can normally be reached on Mon-Fri 8-5:30, 2nd Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai T An can be reached on (703) 305-9678. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Syed Ali  
August 2, 2004



MENG-AI T. AN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100